

METHOD AND APPARATUS FOR A DEDICATED PHYSICAL CHANNEL IN A WIRELESS COMMUNICATION SYSTEM

BACKGROUND

Field

[1000] The present invention relates to methods and apparatus for providing a dedicated physical channel in a wireless communication system.

Background

[1001] In an exemplary wireless communication system supporting packetized data communications, mobile receivers provide feedback to a transmitter acknowledging receipt of data packets. The feedback may also provide information relating to the channel condition of the link from transmitter to receiver, referred to as the downlink. The feedback is then provided on the uplink. A dedicated channel is allocated for transmission of the feedback information. As the resources of the communication system are limited, it is desirable to optimize use of the uplink.

[1002] There is a need, therefore, for an efficient and accurate method of providing feedback information on an uplink of a wireless communication system. Further, there is a need for a method and apparatus for transmitting feedback information so as to minimize the Peak-to-Average Ratio (PAR) of the transmitted signal.

BRIEF DESCRIPTION OF THE DRAWINGS

[1003] FIG. 1 is a diagram of a wireless communication system.

[1004] FIG. 2 is a diagram of uplink spreading of the Dedicated Physical Control Channel (DPCCH) and Dedicated Physical Data Channels (DPDCHs).

[1005] FIG. 3 is a diagram of a code-tree for generation of Orthogonal Variable Spreading Factor (OVSF) codes.

[1006] FIG. 4 is a diagram of an uplink scrambling sequence generator.

10081596-022002

[1007] FIG. 5 is a diagram for an uplink short scrambling sequence generator for a 255 chip sequence.

[1008] FIG. 6 is a flow diagram of a method for selecting a transmission pair of modulation path and spreading code for a dedicated channel.

[1009] FIGs. 7A through 7H illustrate simulation results for determining from various transmission configurations of a dedicated channel, an optimum transmission configuration to minimize PAR on the channel.

[1010] FIG. 8 is an apparatus in a communication system for determining an optimum transmission pair.

DETAILED DESCRIPTION

[1011] The word "exemplary" is used exclusively herein to mean "serving as an example, instance, or illustration." Any embodiment described herein as "exemplary" is not necessarily to be construed as preferred or advantageous over other embodiments.

[1012] In a spread-spectrum wireless communication system, such as a cdma2000 system, multiple users transmit to a transceiver, often a base station, in the same bandwidth at the same time. In one embodiment the transceiver is referred to as a Node B, wherein the Node B is a logical node responsible for radio transmission / reception in one or more cells to/from the User Equipment. The base station may be any data device that communicates through a wireless channel or through a wired channel, for example using fiber optic or coaxial cables. A user may be any of a variety of mobile and/or stationary devices including but not limited to a PC card, a compact flash, an external or internal modem, or a wireless or a wireline phone. A user is also referred to as a remote station or User Equipment (UE). Note that alternate spread-spectrum systems include systems: packet-switched data services; Wideband-CDMA, W-CDMA, systems, such as specified by Third Generation Partnership Project, 3GPP; voice and data systems, such as specified by Third Generation Partnership Project Two, 3GPP2.

[1013] An exemplary embodiment is provided throughout the following discussion to provide a clearer understanding. The exemplary embodiment is

10081596-0220002

consistent with a system defined in "3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Spreading and modulation (FDD)" (Release 1999), identified as Technical Specification 3GPP TS 25.213 V3.7.0 (2001-12).

[1014] FIG. 1 serves as an example of a communications system 100 that supports a number of users and is capable of implementing at least some aspects of the embodiments discussed herein. Any of a variety of algorithms and methods may be used to schedule transmissions in system 100. System 100 provides communication for a number of cells 102A-102G, each of which is serviced by a corresponding base station 104A-104G, respectively. In the exemplary embodiment, some of the base stations 104 have multiple receive antennas and others have only one receive antenna. Similarly, some of the base stations 104 have multiple transmit antennas, and others have single transmit antennas. There are no restrictions on the combinations of transmit antennas and receive antennas. Therefore, it is possible for a base station 104 to have multiple transmit antennas and a single receive antenna, or to have multiple receive antennas and a single transmit antenna, or to have both single or multiple transmit and receive antennas.

[1015] Terminals 106 in the coverage area may be fixed (i.e., stationary) or mobile. As shown in FIG. 1, various terminals 106 are dispersed throughout the system. Each terminal 106 communicates with at least one and possibly more base stations 104 on the downlink and uplink at any given moment depending on, for example, whether soft handoff is employed or whether the terminal is designed and operated to (concurrently or sequentially) receive multiple transmissions from multiple base stations.

[1016] The downlink refers to transmission from the base station 104 to the terminal 106, and the uplink refers to transmission from the terminal 106 to the base station 104. In the exemplary embodiment, some of terminals 106 have multiple receive antennas and others have only one receive antenna. In FIG. 1, base station 104A transmits data to terminals 106A and 106J on the downlink, base station 104B transmits data to terminals 106B and 106J, base station 104C transmits data to terminal 106C, and so on.

[1017] Generally, in wideband technologies, the entire bandwidth is made available to each mobile user; this bandwidth is many times larger than the

2002220-022002 10031596

bandwidth required to transmit information. Such systems are generally referred to as spread-spectrum systems, which have the ability to tolerate signal interference. In an exemplary system, a carrier signal is modulated by a digital code in which the code bit rate is much larger than the information signal bit rate. These systems are also called PseudoNoise (PN) systems.

[1018] For transmission of signals in the exemplary embodiment, both uplink and downlink, spreading is applied to the physical channels, wherein the spreading operation consists of two operations: channelization; and scrambling. Channelization transforms every data symbol into a number of chips (or bits), thus increasing the bandwidth of the signal. The number of chips per data symbol is called the Spreading Factor (SF). In the scrambling operation, a scrambling code is applied to the spread signal.

[1019] With the channelization, data symbols on In-phase (I) and Quadrature (Q) branches are independently multiplied with an Orthogonal Variable Spreading Factor (OVSF) code. With the scrambling operation, the resultant signals on the I and Q branches are further multiplied by complex-valued scrambling code, where I and Q denote real and imaginary parts, respectively.

[1020] FIG. 2 illustrates uplink spreading of Dedicated Physical Control Channel (DPCCH) and Dedicated Physical Data Channels (DPDCHs) in the exemplary wireless communication system. For channelization, the DPCCH and DPDCHs are each provided to one of multipliers 202, wherein a code specific to the channel is also applied to each of multipliers 202. The output of each of the multipliers 202 is provided to one of multipliers 204. Weights are applied to each of the multipliers 204 corresponding to the channelized values received from multipliers 202. The outputs of multipliers 204, i.e., the weighted, channelized signals, are provided to summation nodes 206 and 208 as illustrated. Summation node 206 is part of the I branch, while summation node 208 is part of the Q branch. The output of summation node 208 and a complex multiplier j are provided to multiplier 210. The output of summation node 206, the I component, and the output of multiplier 210, and the Q component are then provided to node 212 to form a complex representation of the channelized signals. The output of node 212, $I + jQ$, is provided to multiplier 214 for application of a scrambling code. The resultant weighted, channelized, scrambled complex representation is provided as an output of multiplier 214.

10081596-022002

[1021] In operation of the exemplary embodiment, the binary DPCCH and DPDCHs to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, while the binary value "1" is mapped to the real value -1. The DPCCH is spread to the chip rate by the channelization code C_c , while the n :th DPDCH called $DPDCH_n$ is spread to the chip rate by the channelization code $c_{d,n}$. In the exemplary embodiment, illustrated in FIG. 2, one DPCCH and up to six parallel DPDCHs may be transmitted simultaneously, i.e. $1 \leq n \leq 6$.

[1022] After channelization, the real-valued spread signals are weighted by gain factors, β_c for DPCCH and β_d for all DPDCHs. At every instant in time, at least one of the values β_c and β_d has the amplitude 1.0. The β -values are quantized into 4 bit words. The quantization steps of the gain parameters are given in Table 1.

Table 1

Signalling values for β_c and β_d	Quantized amplitude ratios β_c and β_d
15	1.0
14	14/15
13	13/15
12	12/15
11	11/15
10	10/15
9	9/15
8	8/15
7	7/15
6	6/15
5	5/15
4	4/15
3	3/15
2	2/15
1	1/15
0	Switch off

[1023] After the weighting, the stream of real-valued chips on the I branch and the Q branch are summed and treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complex-valued scrambling code $S_{dpch,n}$. The scrambling code is applied aligned with the radio frames, i.e. the first scrambling chip corresponds to the beginning of a radio frame.

[1024] The channelization codes used in the exemplary embodiment of FIG. 2 are Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between a user's different physical channels. The OVSF codes

200220" 965T800T

can be defined using the code tree illustrated in FIG. 3, wherein the channelization codes are uniquely described as $C_{ch,SF,k}$. Here SF is the spreading factor of the code and k is the code number, $0 \leq k \leq SF-1$. Each level in the code tree defines channelization codes of length SF, corresponding to a spreading factor of SF.

[1025] The generation method for the channelization code is defined as given in the following equations:

$$C_{ch,1,0} = 1, \quad (1)$$

$$\begin{bmatrix} C_{ch,2,0} \\ C_{ch,2,1} \end{bmatrix} = \begin{bmatrix} C_{ch,1,0} & C_{ch,1,0} \\ C_{ch,1,0} & -C_{ch,1,0} \end{bmatrix} = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} \quad (2)$$

$$\begin{bmatrix} C_{ch,2^{(n+1)},0} \\ C_{ch,2^{(n+1)},1} \\ C_{ch,2^{(n+1)},2} \\ C_{ch,2^{(n+1)},3} \\ \vdots \\ C_{ch,2^{(n+1)},2^{(n+1)}-2} \\ C_{ch,2^{(n+1)},2^{(n+1)}-1} \end{bmatrix} = \begin{bmatrix} C_{ch,2^n,0} & C_{ch,2^n,0} \\ C_{ch,2^n,0} & -C_{ch,2^n,0} \\ C_{ch,2^n,1} & C_{ch,2^n,1} \\ C_{ch,2^n,1} & -C_{ch,2^n,1} \\ \vdots & \vdots \\ C_{ch,2^n,2^n-1} & C_{ch,2^n,2^n-1} \\ C_{ch,2^n,2^n-1} & -C_{ch,2^n,2^n-1} \end{bmatrix} \quad (3)$$

The leftmost value in each channelization code word corresponds to the chip transmitted first in time.

[1026] In the exemplary embodiment, the DPCCH is spread by the code given as:

$$C_c = C_{ch,256,0} \quad (4)$$

wherein there are 256 total available codes, and the control channel DPCCH uses the code identified by 0.

[1027] When only one DPDCH is to be transmitted, DPDCH₁ is spread by the code given as:

$$C_{d,1} = C_{ch,SF,k} \quad (5)$$

wherein SF is the spreading factor of DPDCH₁ and $k = SF / 4$. When more than one DPDCH is to be transmitted, all DPDCHs have spreading factors equal to 4. DPDCH_n is spread by the code given as:

$$C_{d,n} = C_{ch,4,k} \quad (6)$$

wherein $k = 1$ if $n \in \{1, 2\}$, $k = 3$ if $n \in \{3, 4\}$, and $k = 2$ if $n \in \{5, 6\}$.

If a power control preamble is used to initialize a Data Channel (DCH), the channelization code for the DPCCH during the power control preamble shall be the same as that to be used afterwards.

[1028] All uplink physical channels are subjected to scrambling with a complex-valued scrambling code. The DPCCH/DPDCH may be scrambled by either long or short scrambling codes. There are 2^{24} long and 2^{24} short uplink scrambling codes. Uplink scrambling codes are assigned by higher layers of a communication system. The long scrambling code is built from constituent long sequences, while the constituent short sequences used to build the short scrambling code.

[1029] The long scrambling sequences $c_{\text{long},1,n}$ and $c_{\text{long},2,n}$ are constructed from position wise modulo 2 sum of 38400 chip segments of two binary m -sequences generated by means of two generator polynomials of degree 25. Let x , and y be the two m -sequences respectively. The x sequence is constructed using the primitive (over GF(2)) polynomial $X^{25}+X^3+1$. The y sequence is constructed using the polynomial $X^{25}+X^3+X^2+X+1$. The resulting sequences thus constitute segments of a set of Gold sequences.

[1030] The sequence $c_{\text{long},2,n}$ is a 16777232 chip shifted version of the sequence $c_{\text{long},1,n}$. Let $n_{23} \dots n_0$ be the 24 bit binary representation of the scrambling sequence number n with n_0 being the least significant bit. The x sequence depends on the chosen scrambling sequence number n and is denoted x_n in the sequel. Furthermore, let $x_n(i)$ and $y(i)$ denote the i :th symbol of the sequence x_n and y , respectively. The m -sequences x_n and y are constructed as follows. The initial conditions are given as:

$$x_n(0)=n_0, x_n(1)=n_1, \dots, x_n(22)=n_{22}, x_n(23)=n_{23}, x_n(24)=1, \text{ and} \quad (7)$$

$$y(0)=y(1)=\dots=y(23)=y(24)=1 \quad (8)$$

Recursive definition of subsequent symbols are performed according to:

$$x_n(i+25) = x_n(i+3) + x_n(i) \text{ modulo } 2, i=0, \dots, 2^{25}-27 \quad (9)$$

$$y(i+25) = y(i+3)+y(i+2) +y(i+1) +y(i) \text{ modulo } 2, i=0, \dots, 2^{25}-27. \quad (10)$$

The process defines the binary Gold sequence z_n by:

$$z_n(i) = x_n(i) + y(i) \text{ modulo } 2, i = 0, 1, 2, \dots, 2^{25}-2; \quad (11)$$

and the real valued Gold sequence Z_n is defined by:

10081596-022002

$$Z_n(i) = \begin{cases} +1 & \text{if } z_n(i) = 0 \\ -1 & \text{if } z_n(i) = 1 \end{cases} \quad \text{for } i = 0, 1, \dots, 2^{25} - 2. \quad (12)$$

The real-valued long scrambling sequences $c_{\text{long},1,n}$ and $c_{\text{long},2,n}$ are defined as follows:

$$c_{\text{long},1,n}(i) = Z_n(i), \quad i = 0, 1, 2, \dots, 2^{25} - 2 \quad \text{and} \quad (13)$$

$$c_{\text{long},2,n}(i) = Z_n((i + 16777232) \text{ modulo } (2^{25} - 1)), \quad i = 0, 1, 2, \dots, 2^{25} - 2. \quad (14)$$

Finally, the complex-valued long scrambling sequence $C_{\text{long},n}$ is defined as:

$$C_{\text{long},n}(i) = c_{\text{long},1,n}(i) \left(1 + j(-1)^i c_{\text{long},2,n}(2 \lfloor i/2 \rfloor) \right), \quad (15)$$

wherein $i = 0, 1, \dots, 2^{25} - 2$; and $\lfloor \cdot \rfloor$ denotes rounding to nearest lower integer.

[1031] FIG. 4 illustrates a configuration of an uplink scrambling sequence generator according to one embodiment. The short scrambling sequences $c_{\text{short},1,n}(i)$ and $c_{\text{short},2,n}(i)$ are defined from a sequence from the family of periodically extended S(2) codes. Let $n_{23}n_{22}\dots n_0$ be the 24 bit binary representation of the code number n . The n :th quaternary S(2) sequence $z_n(i)$, $0 \leq n \leq 16777215$, is obtained by modulo 4 addition of three sequences, a quaternary sequence $a(i)$ and two binary sequences $b(i)$ and $d(i)$, where the initial loading of the three sequences is determined from the code number n . The sequence $z_n(i)$ of length 255 is generated according to the following relation:

$$z_n(i) = a(i) + 2b(i) + 2d(i) \text{ modulo } 4, \quad i = 0, 1, \dots, 254; \quad (16)$$

where the quaternary sequence $a(i)$ is generated recursively by the polynomial:

$$g_0(x) = x^8 + x^5 + 3x^3 + x^2 + 2x + 1 \quad (17)$$

as:

$$a(0) = 2n_0 + 1 \text{ modulo } 4; \quad (18)$$

$$a(i) = 2n_i \text{ modulo } 4, \quad i = 1, 2, \dots, 7; \quad (19)$$

$$a(i) = 3a(i-3) + a(i-5) + 3a(i-6) + 2a(i-7) + 3a(i-8) \text{ modulo } 4, \quad i = 8, 9, \dots, 254; \quad (20)$$

and the binary sequence $b(i)$ is generated recursively by the polynomial:

$$g_1(x) = x^8 + x^7 + x^5 + x + 1 \quad (21)$$

as

$$b(i) = n_{8+i} \text{ modulo } 2, \quad i = 0, 1, \dots, 7, \quad (22)$$

$$b(i) = b(i-1) + b(i-3) + b(i-7) + b(i-8) \text{ modulo } 2, \quad i = 8, 9, \dots, 254, \quad (23)$$

and the binary sequence $d(i)$ is generated recursively by the polynomial:

$$g_2(x) = x^8 + x^7 + x^5 + x^4 + 1$$

as:

$$d(i) = n_{16+i} \text{ modulo } 2, i = 0, 1, \dots, 7; \quad (24)$$

$$d(i) = d(i-1) + d(i-3) + d(i-4) + d(i-8) \text{ modulo } 2, i = 8, 9, \dots, 254. \quad (25)$$

The sequence $z_n(i)$ is extended to length 256 chips by setting $z_n(255) = z_n(0)$.

The mapping from $z_n(i)$ to the real-valued binary sequences $c_{\text{short},1,n}(i)$ and $c_{\text{short},2,n}(i)$, $i = 0, 1, \dots, 255$ is defined in Table 2.

Table 2

$z_n(i)$	$c_{\text{short},1,n}(i)$	$c_{\text{short},2,n}(i)$
0	+1	+1
1	-1	+1
2	-1	-1
3	+1	-1

Finally, the complex-valued short scrambling sequence $C_{\text{short},n}$ is defined as:

$$C_{\text{short},n}(i) = c_{\text{short},1,n}(i \bmod 256) [1 + j(-1)^i c_{\text{short},2,n}(2 \lfloor (i \bmod 256) / 2 \rfloor)] \quad (26)$$

wherein $i = 0, 1, 2, \dots$ and $\lfloor \cdot \rfloor$ denotes rounding to nearest lower integer.

[1032] An implementation of the short scrambling sequence generator for the 255 chip sequence to be extended by one chip is illustrated in FIG. 5. The code used for scrambling of the uplink DPCCH/DPDCH may be of either long or short type. When the scrambling code is formed, different constituent codes are used for the long and short type as defined below. The n :th uplink scrambling code for DPCCH/DPDCH, denoted $S_{\text{dpch},n}$, is defined as:

$$S_{\text{dpch},n}(i) = C_{\text{long},n}(i), i = 0, 1, \dots, 38399, \quad (27)$$

when using long scrambling codes; wherein the lowest index corresponds to the chip transmitted first in time. The n :th uplink scrambling code for DPCCH/DPDCH, denoted $S_{\text{dpch},n}$, is defined as:

$$S_{\text{dpch},n}(i) = C_{\text{short},n}(i), i = 0, 1, \dots, 38399, \quad (28)$$

when using short scrambling codes; wherein the lowest index corresponds to the chip transmitted first in time.

In a high speed data system supporting packetized data communications, a High Speed-Dedicated Physical Control Channel (HS-DPCCH) may be used for uplink transmissions. It is desirable to minimize the Peak-to-Average Ratio (PAR) of the transmitted signal on such a dedicated channel. Depending on

10081596-0220002 sub B17

sub B1
Cont

the configuration and coding of a given communication system, the PAE may become very large. Note that the peak power may be subject to a design or regulatory limit which results in a reduction in the effective range of the transmissions. This is particularly acute in mobile applications where conservation of battery power is a key consideration. In addition, such constraints may result in suboptimum power amplifier operation, i.e., operation below a desired compression point where power is converted most efficiently. The net result is increased expense and inefficient allocation of resources. Therefore, high PAR may present serious drawbacks to the communication system.

10081596-022002

[1033] To overcome these and other problems, the exemplary embodiment determines an optimum transmission configuration of the dedicated channel parameters, such as the DPCCH, as the configuration that minimizes the PAR. The method determines a transmission pair, consisting of a transmission branch and a spreading code. The DPCCH may be mapped to the I branch or the Q branch. In a given communication system, a given code may perform differently on each branch. The determination may be performed off-line, or may be determined during operation, wherein a default transmission pair is used to initialize the system, and the transmission pair decision is revisited during operation.

[1034] FIG. 6 illustrates a method for selecting a transmission pair including a modulation path, i.e., I branch or Q branch, and a spreading code. The process 600 begins at step 602 where an optimum transmission pair is determined. In the exemplary embodiment, the determination is based on a resultant PAR value. The PAR value may be determined in off-line simulations, such as that detailed hereinbelow. Once the optimum transmission pair is determined, the process continues to decision diamond 604 to determine if the code selected is used by any other channel on the uplink. If the code is not in use otherwise, the process continues to step 608 to apply the modulation path for transmission of the feedback information on the uplink. Else, the process continues to step 606 to determine a next best optimum transmission pair, which is then applied to the transmission of the feedback information on the uplink at step 608. Other criteria may be used to determine the optimum transmission pair, or to determine the transmission branch or code separately.

[1035] In a simulation performed to determine optimum transmission branch and code pairs, a Chipx4 waveform is implemented on the uplink with random spreading sequences. Further, Heterodyne Phase Shift Keying (HPSK) is used for modulation, and RRC 0.22 pulse shaping is applied. The DPDCH operates at 0, 12.2, 64, and/or 384 kbps. ACKnowledge/Negative ACKnowledge (ACK/NACK) transmissions assumed on the HS-DPCCH. PAR is measured for an HS-DPCCH mapped onto I or Q branch and all SF=256 channelization codes.

[1036] Results of the simulation are illustrated in FIGs. 7A through 7H for various configurations. The following Table 3 details the conditions for each of the simulation results.

Table 3

<i>FIG.</i>	<i>Bit rate kbps</i>	<i>Modulation Path</i>
7A	0	I
7B	0	Q
7C	12.2	I
7D	12.2	Q
7E	64	I
7F	64	Q
7G	384	I
7H	384	Q

[1037] Analysis of the results provides the following observations. When HS-DPCCH is mapped on the I branch, the optimum code appears to be c256,i, i=0 to 3. When HS-DPCCH is mapped on the Q branch the optimum code appears to be c256, 64. At 64 kbps, mapping the HS-DPCCH on the Q branch leads to 1.3 dB improvement in the PAR compared to mapping on the I branch. The gains are 0.8 dB for 12.2 kbps and 384 kbps cases. At 0 kbps, mapping the HS-DPCCH on the Q branch leads to 0.8 dB degradation in the PAR compared to mapping on the Q branch. Code indices equal to or higher than 64 overlap with the possible R99 DPCH code allocation.

10081596-022002

[1038] The gains associated with the mapping the HS-DPCCH on the Q branch are significant, even considering the possibility for some overlap with the R99 DPDCH code tree. In contrast to a dynamic mapping scheme that is a function of the number of DPDCH used, in the exemplary embodiment the Node B is provided the branch and code information a priori. This avoids any problems associated with dynamic uplink mapping.

[1039] The simulation results suggest the Q branch mapping may be used when there is no overlap of the code on the Q branch. Similarly, the I branch mapping may be used otherwise. Specifically, the simulation results suggest the following mapping for the HS-DPCCH:

1. Q branch with channelization code c256, 64 when no TFC is the TFCS imply the transmission of more than one DPDCH channelization code
2. I branch with channelization code c256,i, $i=\{0\dots3\}$ otherwise.

[1040] FIG. 8 illustrates an apparatus 700 for implementing the channel configuration as detailed hereinabove. The available codes, i.e., codes not used by other physical channels, are provided to a transmission pair selection unit 702 to determine an optimum code. Additionally, PAR analysis information is provided to the transmission pair selection unit 702, which also determines the modulation path on which to process the dedicated channel, DPCCH. The modulation path or branch is provided as a control to selector 704. The selector 704 also receives the DPCCH signal which is forwarded to the I branch or the Q branch in response to the control signal from the transmission pair selection unit 702.

[1041] The transmission pair selection unit 702 also provides the determined code to the determined modulation path. When the I path is selected, the transmission pair selection unit 702 provides the corresponding code to multiplier 706. When the Q path is selected, the transmission pair selection unit 702 provides the corresponding code to multiplier 708. The results are then forwarded to the appropriate path.

[1042] The exemplary embodiment provides a method and apparatus to determine a transmission configuration based on minimizing the PAR, or optimizing a channel condition, of the dedicated channel. In the exemplary embodiment, a mapping is selected for a modulation path, i.e., I branch or Q branch, as well as the code that results in the optimum performance for the

10081596-022002

channel. When the optimum code is not available, the system selects a next best optimum code.

[1043] Those of skill in the art would understand that information and signals may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.

[1044] Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.

[1045] The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

200209651596-022002

[1046] The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.

[1047] The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

[1048] WHAT IS CLAIMED IS:

2002220" 9651800T